带你了解不一样的HAPS与高性能ASIC原型验证 - 新思科技 (Synopsys Inc.) - 官方视频
31:19
带你了解不一样的HAPS与高性能ASIC原型验证 - 新思科技 (Synops…
May 2, 2022
synopsys.com
Synopsys Dropped 36% After Earnings: Is This an Overreaction or Buying Opportunity?
Synopsys Dropped 36% After Earnings: Is This an Overreaction …
7 months ago
247wallst.com
Synopsys Inc. Announces New HAPS®-80 FPGA-Based Prototyping Systems
Synopsys Inc. Announces New HAPS®-80 FPGA-Based Prototypi…
Sep 16, 2015
marketscreener.com
Introducing Synopsys HAPS-200: Next-Level Prototyping | Synopsys Inc
0:15
Introducing Synopsys HAPS-200: Next-Level Prototyping | Synopsy…
2 viewsFeb 17, 2025
linkedin.com
Reverse Debug with Verdi | Synopsys Inc
Reverse Debug with Verdi | Synopsys Inc
Jul 13, 2023
linkedin.com
Introducing Synopsys HAPS-200 and ZeBu-200 | Synopsys Inc | 19 comments
1:02
Introducing Synopsys HAPS-200 and ZeBu-200 | Synopsys Inc | 19 …
19 viewsFeb 13, 2025
linkedin.com
使用SpyGlass Power与PowerReplay达成早期功耗分析与优化 - 新思科技 (Synopsys Inc.) - 官方视频
15:24
使用SpyGlass Power与PowerReplay达成早期功耗分析 …
May 3, 2022
synopsys.com
20:49
Synopsys Tutorial Part 1 - Introduction to Synopsys Custom …
67.1K viewsAug 7, 2013
YouTubeBangonkali
6:09
Interactive Reverse Debug in Verdi
16.6K viewsNov 25, 2016
YouTubejonathan cheah
7:59
SV-1: Object-oriented Programming for Designers | Synopsys
47.9K viewsDec 21, 2015
YouTubeSynopsys
21:25
RTL Design & Simulation | Synopsys VCS Tutorial | Function…
27.6K viewsOct 28, 2018
YouTubeTeam VLSI
6:40
AMS Co-simulation Debug with Verdi | Synopsys
6.9K viewsFeb 1, 2018
YouTubeSynopsys
28:59
EEVblog #499 - What is JTAG and Boundary Scan?
524.5K viewsJul 26, 2013
YouTubeEEVblog
5:17
Cool Things You Can Do with Verdi – Verification Planning (Introducti…
12.2K viewsMar 1, 2016
YouTubeSynopsys
5:32
Cool Things You Can Do with Verdi - Introduction | Synopsys
30.7K viewsJul 21, 2014
YouTubeSynopsys
9:41
Using nCompare to Compare Waveforms in Two FSDB Files | Sy…
18.8K viewsFeb 1, 2018
YouTubeSynopsys
3:53
Using Verdi for Design Understanding - Driver/Load Traci…
16.8K viewsJul 10, 2020
YouTubeSynopsys
2:53
CCD Everywhere throughout the RTL-to-GDSII Design Flow with Sy…
3.5K viewsDec 4, 2019
YouTubeSynopsys
16:03
Logic Equivalence Check | Synopsys Formality Tutorial | RT…
20K viewsOct 31, 2018
YouTubeTeam VLSI
6:23
Focus on Active Source Code with Verdi Source Code Viewer | Synop…
11.3K viewsFeb 1, 2018
YouTubeSynopsys
11:16
Logic Synthesis of RTL | Synopsys Design Compiler | Synopsys DC | …
41.8K viewsOct 28, 2018
YouTubeTeam VLSI
3:54
7 Days to Die Changing Day and Time Console Commands (alpha 1…
53.7K viewsNov 2, 2020
YouTubePwnsaurusRex
5:45
Interactive Debug with Verdi | Synopsys
72.9K viewsFeb 1, 2018
YouTubeSynopsys
6:54
FSDB Dumping | Synopsys
61.8K viewsFeb 1, 2018
YouTubeSynopsys
19:33
Execution Profiling | Synopsys
1.9K viewsMar 27, 2016
YouTubeSynopsys
7:41
Data Preparation for Verdi | Synopsys
26.9K viewsFeb 1, 2018
YouTubeSynopsys
6:59
Synplify Synthesis Log File Tutorial | Synopsys
1.5K viewsOct 3, 2023
YouTubeSynopsys
3:39
How to Use the AXI VIP Debug Port | Synopsys
1.9K viewsMar 4, 2015
YouTubeSynopsys
14:52
EDA Tools Tutorial Series - Part 6: Formality Synopsys
1.2K viewsFeb 12, 2025
YouTubeDesign with Manish
7:07
Short tutorial on the Data Display Debugger
27.3K viewsSep 2, 2009
YouTubeDirk Grunwald
See more videos
Static thumbnail place holder